Site Map
Company
About US
Products
Three-phase
ASIC Series
Single-phase
ASIC Series
Gate Driver Series MOSFET Series MCU Series IPM Series Smart IPM Motor
Support
Consumers electronic Electric tools Sports & travel gadget IT and Communication equipment Robotics Industry and automobile
Downloads
Development Kit Data Manual Application Manual Videos
R&D
Our Technology Typical Applications
Contact
Contact Us Advisory
PT8132S
Description
PT8132 is an IC with built-in three-phase predriver designed for BLDC motor drive system. Due to a high level of integration, the chip has few peripheral components and is featured with low noise and small torque ripple. Motor parameters, startup control parameters and speed regulation mode can be configured via GUI, and are stored in built-in EEPROM. Analog voltage, PWM, I2C interface or CLOCK mode is available for motor speed regulation. Moreover, the chip integrates speed indicator to read motor speed in real time via FG pin or I2C interface.Speed-loop, current-loop, power-loop or voltage-loopcontrol mode is optional. In addition, the chip is secured with various protection features, including over-current protection (OCP), under-voltage lockout (UVLO), over-voltage lockout (OVLO), motor lock protection (MLP), phase loss protection, abnormal
Hall input detection (HALLERR) protection, etc. Sleep current of the chip is about 60μA.
Features
◼ Sensorless FOC
◼ Hall-based FOC (Hall-IC/Hall-Sensor)
◼ Hall-based SVPWM (Hall-IC/Hall-Sensor)
◼ 3P3N pre-driver with configurable deadtime
◼ Speed-loop, current-loop, power-loop or
voltage-loop control mode
◼ Analog voltage, PWM, I2C interface or CLOCK
mode for motor speed regulation
◼ Real-time information interactions by I2C for
motor control and motor states readback
◼ Rotor initial position detection
◼ Tailwind and headwind detection
◼ Soft-on and soft-off features
◼ Built-in EEPROM
◼ Configurable multi-segment output curve
◼ Configurable multi-segment output curve
◼ Support protection features, including OCP,
UVLO, OVLO, MLP, phase loss protection,
abnormal Hall input detection (HALLERR)
protection, etc.
◼ Forward or reverse rotation selectable
◼ FG and RD output
Package
SSOP24
Datasheet
-