Site Map
Company
About US
Products
Three-phase
ASIC Series
Single-phase
ASIC Series
Gate Driver Series MOSFET Series MCU Series IPM Series Smart IPM Motor
Support
Consumers electronic Electric tools Sports & travel gadget IT and Communication equipment Robotics Industry and automobile
Downloads
Development Kit Data Manual Application Manual Videos
R&D
Our Technology Typical Applications
Contact
Contact Us Advisory
PU5821Q
Description
The high-performance motor drive chip incorporates ME core and 8051 core. ME core integrates Smart Engine to complete calculations for high-speed motor control. 8051 core is used for parameter configuration and routine processing. Most of 8051 core instruction cycle takes 1 or 2 clock cycle(s). The dual cores work in parallel to achieve high-performance motor control. The chip integrates high-speed comparators, pre-driver, ADC, CRC, I2C, UART, Timers, PWM and high-speed LDO, which are essential for square wave control of Hall-based singlephase BLDC motors.
Package type of PU5821 include TSSOP16 (PU5821T) and QFN24 (PU5821Q)
Features
◼ Power supply: 5V ~ 28V
◼ Dual core: 8051 core and ME core
◼ An instruction cycle mostly takes 1 or 2 system clock cycle(s)
◼ 6kB Flash ROM with CRC, self-program and code protection
◼ 256 bytes IRAM and 256 bytes XRAM
◼ ME: Single-phase motor engine
◼ 15 interrupt sources with 4 configurable priority levels
◼ GPIO:
➢ PU5821T: 8
➢ PU5821Q: 12
◼ Timer:
➢ Timer1: Timer supporting square-wave drive timing control, automatic commutation, soft
switching, cycle-by-cycle current limiting and motor lock detection
➢ Timer2/Timer3/Timer4: Timers supporting PWM output, measurement of duty cycle and period
of input PWM wave. Timer3 supports up to 48MHz input.
➢ Systick Timer
➢ RTC
◼ Communication interface:
➢ 1 I
2C
➢ 1 UART, supporting reverse input mode, reverse output mode and single-wire mode
◼ Analogue peripherals:
➢ 10-bit ADC, operating with 2μs conversion time and VDD5 selectable as reference voltage
➢ Number of ADC channels:
◆ PU5821T: 6
◆ PU5821Q: 10
◆ Internal VCC voltage sampling channel
➢ 3 comparator groups (5 comparators)
➢ DAC:
◆ Single-channel 6-bit DAC for current limiting protection
◆ Single-channel 4-bit DAC for over-current protection
◼ Built-in 2P2N pre-driver
◼ Automatic phase commutation, cycle-by-cycle current limiting and Hall/BEMF-based position
detection for BLDC motor control
◼ Built-in oscillator:
➢ 24MHz high-speed oscillator
➢ 32.8kHz low-speed oscillator
◼ WDT
◼ LVD
◼ TSD
◼ Two-wire FICE protocol based in-circuit emulation
Package
QFN24
Datasheet
-